

Serial No. 09/819,810

T&A-106

REMARKS

The Applicants request reconsideration of the rejection.

Claims 1-25 are pending.

A new Abstract has been supplied which does not exceed 150 words in length.

The Examiner rejected Claims 10-24 under the judicially created doctrine of obviousness-type double patenting as being unpatentable over numerous claims of prior U.S. Patent No. 6,608,510. Without admitting to the propriety of the rejection, the Applicants submit herewith a Terminal Disclaimer to avoid the rejection.

The Examiner also rejected to Claim 2 as being a substantial duplicate of Claim 1. The Applicants traverse, noting that Claim 1 as filed recited that, in the case where a convergence frequency of the claimed PLL circuit is lower than a setting frequency, the PLL circuit converges the convergence frequency by a PLL feedback loop from an input voltage lower than a convergence voltage corresponding to the convergence frequency to the convergence voltage. On the other hand, Claim 2 as filed recited that, in the case where the convergence frequency of the PLL circuit is lower than the setting frequency, the PLL circuit converges the convergence frequency by a PLL feedback loop from an input voltage lower

Serial No. 09/819,810

T&A-106

than a convergence voltage to the convergence voltage. In other words, Claim 1 as filed required that the convergence voltage correspond to the convergence frequency in the case where the convergence frequency is lower than a setting frequency, but Claim 2 did not require that the convergence voltage correspond to the convergence frequency in such a case.

In addition, Claim 1 as filed required that, in the case where the convergence frequency of the PLL circuit is higher than the setting frequency, the PLL circuit converges the convergence frequency by the PLL feedback loop from an input voltage higher than a convergence voltage to the convergence voltage, whereas Claim 2 as filed required that, in the case where the convergence frequency of the PLL circuit is higher than a setting frequency, the PLL circuit converges the convergence frequency by the PLL feedback loop from an input voltage higher than a convergence voltage corresponding to the convergence frequency to the convergence voltage. In other words, Claim 2 as filed required that the convergence voltage correspond to the convergence frequency in the case where the convergence frequency is higher than the setting frequency, but Claim 1 as filed did not require that the convergence

T&A-106

Serial No. 09/819,810

voltage correspond to the convergence frequency in such a case.

To clarify the distinction between Claims 1 and 2, Claims 1 and 2 have been amended appropriately to define first and second convergence voltages, without narrowing the scope of the claims. Thus, the Applicants believe that Claim 2 is clearly not a substantial duplicate of Claim 1.

Claims 1 and 2 were rejected under 35 U.S.C. §102(e) as being anticipated by Savelli et al., U.S. 6,411,690. The Applicants traverse, noting that both Claims 1 and 2 recite that the convergence frequency of the PLL circuit determines whether the convergence is performed from an input voltage lower than a convergence voltage to the convergence voltage, or whether the convergence is performed from an input voltage higher than a convergence voltage to the convergence voltage. In other words, the claimed PLL circuit is arranged to differently operate between the cases where the convergence frequency of the PLL circuit is lower and higher than the setting frequency. Savelli, on the other hand, performs the same operation regardless whether the convergence frequency is lower or higher than the setting frequency.

Claim 25 was rejected under 35 U.S.C. §103(a) as being unpatentable over Sharaf et al., U.S. 6,249,685, in view of


Serial No. 09/819,810

T&A-106

Savelli. Like Savelli, Sharaf fails to disclose a PLL circuit in which the convergence frequency determines the operation of the convergence to the convergence voltage. Thus, in combination with Savelli, Sharaf fails to render unpatentable the invention claimed in Claim 25.

In view of the foregoing amendments and remarks, the Applicants request reconsideration of the rejection and allowance of the claims.

Respectfully submitted,



Daniel J. Stanger
Registration No. 32,846
Attorney for Applicants

MATTINGLY, STANGER & MALUR, P.C.
1800 Diagonal Road, Suite 370
Alexandria, Virginia 22314
Telephone: (703) 684-1120
Facsimile: (703) 684-1157
Date: September 7, 2004